10/30) & V Sheet 1 of 1

PTO-1449 (Modified)			ATTY. DOCKET NO. 01701.00204	SERIAL N	SERIAL NUMBER Div. of 10/607,301			
U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			APPLICANT Takashima					
INFORMATION DISCLOSURE STATEMENT BY APPLICANT			FILING DATE	GROUP A	GROUP ART UNIT 2818			
			Herewith	2818				
		U.S	S. PATENT DOCUMENTS		•			
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS		ING ATE	
H	6,459,118 B1	10/02	Kang					
	6,320,783 B1	11/01	Kang et al.			_		
	6,088,286	7/00	Yamauchi et al.			<u> </u>		
	5,903,492	5/11/99	Takashima					
<u> </u>	5,894,447 A	04/99	Takashima					
		-			·			
		<del> </del>						
-,				<del> </del>	<del> </del>			
		-						
L	I	FORE	IGN PATENT DOCUMENTS	1	<u> </u>		•	
EXAMINER	DOCUMENT				SUB	TRANSLATION YES/NO		
INITIAL	NUMBER	DATE	COUNTRY	CLASS	CLASS			
				-				
					<u></u>		<u> </u>	
			ncluding Author, Title, Date, Pertinent		. : <u></u>			
K. Noda et al., "A Boosted Dual Word-line Decoding Scheme for 256Mb DRAMs" Symposium on VLSI Circuits Digest of Technical Papers; pp. 112-113; 1992.								
M. Nakamura et àl., "A 29ns 64Mb DRAM with Hierarchical Array Architecture" IEEE International Solid-State Circuits Conference, pp. 246-247, 1995.								
					·			
EXAMINER DAMM M DATE CONSIDERED 06/23/2006								
EXAMINER Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.								